Skip to main content
SpringerLink
Log in

Scheduling Strategies and Future Directions for NoC: A Systematic Literature Review

  • Published:
Automatic Control and Computer Sciences Aims and scope Submit manuscript

Abstract

Network on chip interconnection technology is emerging as a viable solution for the replacement of the traditional interconnection techniques. The efficiency of a system typically depends upon the efficiency of its internal blocks. One such building block of a NoC is a scheduling unit, which performs the critical job of scheduling the movement of the packets in a NoC. A Scheduler has a close relationship with the efficiency of the NoC router in particular and the over-all NoC in general. Therefore, an in-depth study of the literature available on scheduling for NoC is of prime importance. In this work, we conduct a systematic literature review of scheduling strategies discussed in various literature. The primary goal of this research is to provide a thorough understanding of various scheduling strategies, thereby assisting a designer in determining the best scheduling strategy for the intended applications. Moreover, we highlight various performance parameters that determine the performance of a scheduler. As a conclusion, from the studies considered for review, we compiled a list of various tools and resources used and developed by research community for analysis and design of schedulers and NoCs. The different databases that were evaluated for the collection of the studies published include Science Direct, Springer Link, ACM Digital Library, IEEE Xplore, Wiley Online, and MDPI.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Fig. 1.
Fig. 2.

Similar content being viewed by others

REFERENCES

  1. Manokaran, J.P.R. and Khalid, M.A., Experimental evaluation and comparison of two recent Network-on-Chip routers for FPGAs, Microprocessors Microsystems, 2017, vol. 51, pp. 134–141. https://doi.org/10.1016/j.micpro.2017.04.008

    Article  Google Scholar 

  2. Khan, A.A., Mir, R.N., and Najeeb, U., Fault-tolerant buffer aware round robin arbiter design for NoC architectures, Int. J. Comput. Digital Syst., 2019, vol. 8, no. 3, pp. 275–284. https://doi.org/10.12785/ijcds/080307

    Article  Google Scholar 

  3. Fazel Zarandi, M.H., Sadat Asl, A.A., Sotudian, S., and Castillo, O., A state of the art review of intelligent scheduling, Artif. Intell. Rev., 2020, vol. 53, no. 1, pp. 501–593. https://doi.org/10.1007/s10462-018-9667-6

    Article  Google Scholar 

  4. Zhang, Z., Gao, X., and Long, X., RARR: Reverse anchored round-robin for link scheduling in network-on-chip, 2008 Int. Conf. on Embedded Software and Systems Symposia, Chegndu, China, 2008, IEEE, 2008, pp. 318–323. https://doi.org/10.1109/icess.symposia.2008.14

  5. Cai, X., Yin, J., and Zhou, P., An orchestrated NoC prioritization mechanism for heterogeneous CPU-GPU systems, Integration, 2019, vol. 65, pp. 344–350. https://doi.org/10.1016/j.vlsi.2018.04.005

    Article  Google Scholar 

  6. Monemi, A., Ooi, C.Y., Palesi, M., and Marsono, M.N., Ping-lock round robin arbiter, Microelectron. J., 2017, vol. 63, pp. 81–93. https://doi.org/10.1016/j.mejo.2017.03.004

    Article  Google Scholar 

  7. Liu, M., Becker, M., Behnam, M., and Nolte, T., Improved priority assignment for real-time communications in on-chip networks, Proc. 23rd Int. Conf. on Real Time and Networks Systems, Lille, 2015, New York: Association for Computing Machinery, 2015, pp. 171–180. https://doi.org/10.1145/2834848.2834867

  8. Liu, W., Chen, P., Yang, L., Li, M., and Guan, N., Fixed priority scheduling of real-time flows with arbitrary deadlines on smart NoCs, Proc. Thirteenth ACM Int. Conf. on Embedded Software 2017 Companion, Seoul, 2017, New York: Association for Computing Machinery, 2017, p. 6. https://doi.org/10.1145/3125503.3125565

  9. Naqvi, S.R., Akram, T., Haider, S.A., and Kamran, M., Artificial neural networks based dynamic priority arbitration for asynchronous flow control, Neural Comput. Appl., 2018, vol. 29, no. 7, pp. 627–637. https://doi.org/10.1007/s00521-016-2571-6

    Article  Google Scholar 

  10. Kim, G., Park, S., Lee, K., Kim, Yo., Hong, I., Bong, K., Shin, D., Choi, S., Park, J., and Yoo, H.-J., A task-level pipelined many-SIMD augmented reality processor with congestion-aware network-on-chip scheduler, 2014 IEEE COOL Chips XVII, Yokohama, Japan, 2014, IEEE, 2014. https://doi.org/10.1109/coolchips.2014.6842959

  11. Wissem, C., Attia, B., Noureddine, A., Zitouni, A., and Tourki, R., A Quality of Service Network on Chip based on a new priority arbitration mechanism, ICM 2011 Proc., Hammamet, Tunisia, 2011, IEEE, 2011, pp. 1–6. https://doi.org/10.1109/icm.2011.6177349

  12. Mello, A. and Calazans, N., Rate-based scheduling policy for QoS flows in networks on chip, 2007 IFIP Int. Conf. on Very Large Scale Integration, Atlanta, 2007, IEEE, 2007, pp. 140–145. https://doi.org/10.1109/vlsisoc.2007.4402487

  13. Nguyen, H.K. and Tran, X., A novel reconfigurable router for QoS guarantees in real-time NoC-based MPSo-Cs, J. Syst. Archit., 2019, vol. 100, p. 101664. https://doi.org/10.1016/j.sysarc.2019.101664

    Article  Google Scholar 

  14. Mbarek, I.B., Mazouzi, M., Hasnaoui, S., and Jelassi, K., Hybrid islip scheduling algorithm for network on chip, 2nd World Symp. on Web Applications and Networking (WSWAN), Sousse, Tunisia, 2015, IEEE, 2015, pp. 1–7.

  15. Liu, L., Zhu, Z., Zhou, D., and Yang, Yi., A fair arbitration for network-on-chip routing with odd-even turn model, Microelectron. J., 2017, vol. 64, pp. 1–8. https://doi.org/10.1016/j.mejo.2017.04.002

    Article  Google Scholar 

  16. Bashizade, R. and Sarbazi-Azad, H., P2R2: Parallel pseudo-round-robin arbiter for high performance NoCs, Integration, 2015, vol. 50, pp. 173–182. https://doi.org/10.1016/j.vlsi.2014.11.002

    Article  Google Scholar 

  17. Asgarieh, Ya. and Lin, B., Smart-hop arbitration request propagation: Avoiding quadratic arbitration complexity and false negatives in SMART NoCs, ACM Trans. Des. Autom. Electron. Syst., 2019, vol. 24, no. 6, p. 64. https://doi.org/10.1145/3356235

    Article  Google Scholar 

  18. Olesinski, W. and Eberle, H., Simple two-priority, low-jitter scheduler, Proc. 6th ACM/IEEE Symp. on Architectures for Networking and Communications Systems, La Jolla, Calif., 2010, New York: Association for Computing Machinery, 2010, p. 33. https://doi.org/10.1145/1872007.1872048

  19. Mukherjee, P., Jain, K., and Chattopadhyay, S., Thermal-aware task allocation and scheduling for periodic real-time applications in mesh-based heterogeneous NoCs, Real-Time Syst., 2019, vol. 55, no. 4, pp. 774–809. https://doi.org/10.1007/s11241-019-09327-x

    Article  Google Scholar 

  20. Xiaopeng, G., Zhe, Z., and Xiang, L., Round robin arbiters for virtual channel router, Proc. Multiconference on Computational Engineering in Systems Applications, Beijing, 2006, IEEE, 2006, vol. 2, pp. 1610–1614. https://doi.org/10.1109/cesa.2006.4281893

  21. Monfared, J.R. and Mousavi, A., Design and simulation of nano-arbiters using quantum-dot cellular automata, Microprocessors Microsystems, 2020, vol. 72, p. 102926. https://doi.org/10.1016/j.micpro.2019.102926

    Article  Google Scholar 

  22. Papamichael, M.K. and Hoe, J.C., The CONNECT network-on-chip generator, Computer, 2015, vol. 48, no. 12, pp. 72–79. https://doi.org/10.1109/mc.2015.378

    Article  Google Scholar 

Download references

Funding

This publication is an outcome of the R&D work undertaken project supported by Visvesvaraya PhD Scheme, Ministry of Electronics and Information Technology, Government of India bearing unique awardee number MEITY-PHD-2020.

Author information

Authors and Affiliations

  1. Department of Computer Science and Engineering, NIT Srinagar, 190006, Jammu and Kashmir, India

    Afshan Amin Khan & Roohie Naaz Mir

  2. Department of Electronics and Communication Engineering, NIT Srinagar, 190006, Jammu and Kashmir, India

    Najeeb-ud-Din

Authors
  1. Afshan Amin Khan
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Roohie Naaz Mir
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. Najeeb-ud-Din
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to Afshan Amin Khan.

Ethics declarations

The authors declare that they have no conflicts of interest.

About this article

Check for updates. Verify currency and authenticity via CrossMark

Cite this article

Afshan Amin Khan, Mir, R.N. & Najeeb-ud-Din Scheduling Strategies and Future Directions for NoC: A Systematic Literature Review. Aut. Control Comp. Sci. 57, 413–421 (2023). https://doi.org/10.3103/S0146411623040041

Download citation

  • Received:

  • Revised:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.3103/S0146411623040041

Keywords:

Search

Navigation