Skip to main content
Log in

Experimental and Numerical Investigation of Delamination Between Epoxy Molding Compound (EMC) and Metal in Encapsulated Microelectronic Packages

  • Research paper
  • Published:
Experimental Techniques Aims and scope Submit manuscript

Abstract

Microelectronics packages play a vital role in not only interconnecting the electronic signals from the die to the printed circuit board (PCB), but also in protecting the chips during the manufacturing process and their subsequent service lives. Epoxy molding compound (EMC) is widely used in electronic packaging due to its superior processing capability and low circuit signal delay. However, interfacial delamination is a common problem in encapsulated silicon devices, particularly at the interface between the copper leadframe (LF) pads and the EMC due to the weaker adhesion strength. Accordingly, the present study employs a double cantilever beam (DCB) experimental testing method and a numerical model based on the virtual crack closure technique (VCCT) to investigate the fracture behavior at the EMC/Cu LF interface in a quad flat no leads (QFN) package. The experiments are performed on an MTS-Acumen microforce tester equipped with a load unit capable of applying a force of 0.01 to 1250 N with a displacement resolution of 0.1 μm. The DCB specimens are prepared with a pre-crack length of 12 mm. The validity of the simulation model is confirmed by comparing the predicted values of the critical strain energy release rate (SERR, Gc) between the EMC and the copper LF pads with the experimental observations. In general, the results show that the Gc value provides a useful parameter for evaluating the delamination risk of encapsulated microelectronics packages and assessing the reliability of alternative package architectures.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Fig. 1
Fig. 2
Fig. 3
Fig. 4
Fig. 5
Fig. 6
Fig. 7
Fig. 8
Fig. 9
Fig. 10
Fig. 11
Fig. 12
Fig. 13
Fig. 14

Similar content being viewed by others

References

  1. Lee C-C, Hung CP, Cheung C, Su M, Alfano M, Siegel J, Din J, Yang P-F, Kao C-L, Chen D-L, Shih M-K, Chien C-LC, Hsiao Y-H (2016) Li-Chieh Chen An Overview of the Development of a GPU with integrated HBM on Silicon Interposer. in Proc. Electronic Components and Technology Conf.: 1439–1444

  2. John H, Lau (2019) Recent advances and Trends in Fan-Out Wafer/Panel-Level Packaging. J Electron Packag 141(4):1–27

    Google Scholar 

  3. Tu K-N, Chen C, Hung-Ming Chen (2021) Electronic packaging Science and Technology. Wiley, New Jersey

    Book  Google Scholar 

  4. Shih M-K, Shih S, Liao T-W, Chen D-L, Liu DS, Tarng D (2022) Investigation into thermo-mechanical reliability of copper trace lines in stacked dies ball grid array packaging. Microelectron Reliab 130:114488

    Article  CAS  Google Scholar 

  5. Shih M-K, Lai W-H, Liao T-W, Chen K, Chen D-L, Hung CP (2022) Thermal and mechanical characterization of 2.5-D and fan-out chip on substrate chip-first and chip-last packages. IEEE Trans Compon Packag Manuf Technol 12(2):197–305

    Google Scholar 

  6. Chong C, Chiew P, Samsun L, Vigneswaran A (2018) Ang Die Pad Delamination on QFN Package. IEEE 38th International Electronics Manufacturing Technology Conference

  7. Suhaimi Azizan G (2019) Omar Assessment of NiPdAuAg Leadframe Rough for Delamination Stable in Electronic Packaging for Automotive. IEEE CPMT Symposium Japan, pp 49–54

  8. Lan J-S (2019) Mei-Ling Wu Delamination and cracking effects in quad flat package. InterSociety Conference on Thermal and Thermomechanical Phenomena in Electronic Systems, pp 847–850

  9. Ho SL, Joshi SP, Andrew AO, Tay (2013) Experiments and three-dimensional modeling of delamination in an encapsulated microelectronic package under thermal loading. IEEE Trans Compon Packag Manuf Technol 3(11):1859–1867

    Article  Google Scholar 

  10. Pan C-T, Wang S-Y, Yen C-K, Ho C-K, Yen J-F, Chen S-W, Fu F-R, Lin Y-T Cing-Hao Lin, Ajay Kumar, Yow-Ling Shiue (2019) study on Delamination between Polymer materials and metals in IC packaging process. Polymers 11(6):940

  11. William ER, Krieger S, Raghavan SK, Sitaraman (2016) Experiments for obtaining cohesive-zone parameters for copper-mold compound interfacial delamination. IEEE Trans Compon Packag Manuf Technol 6(9):1389–1398

    Article  Google Scholar 

  12. Kenny Mahan B, Kim B, Wu B, Han I, Kimb H, Moon, Young Nam Hwang (2016) Modified single cantilever adhesion test for EMC/PSR interface in thin semiconductor packages. Microelectron Reliab 63:134–141

    Article  Google Scholar 

  13. Nadine Pflügler GM, Reuther M, Goroll D, Udiljak R, Pufall B Wunderle (2019) Experimental determination of critical adhesion energies with the Advanced Button Shear Test. Microelectron Reliab 99:177–185

    Article  Google Scholar 

  14. Shu-Shen Yeh PY, Lin CK, Hsu YS, Lin JH, Wang PC, Lai CH, Chen YC, Lee MC, Yew SK, Cheng (2021) Shin-Puu Jeng Fracture modeling and characterization of Underfill/Polymer interfacial adhesion in RDL interposer package. in Proc. Electronic Components and Technology Conf.: 965–970

  15. Hu KX, Yeh CP, Wu XS, Wyatt K (1996) An interracial delamination analysis for Multichip Module Thin Film Interconnects. J Electron Packaging Trans ASME 118:206–213

    Article  Google Scholar 

  16. Trilochan VNN, Rambhatla D, Samet P, Markondeya Raj S, Kawamoto RR, Tummala, Suresh K, Sitaraman1 (2017) Interfacial Delamanination of Mold Compound in Fan-out Packages. in Proc. Electronic Components and Technology Conf.: 827–833

  17. Chiu T-C, Wu J-Y, Liu W-T, Liu C-W, Chen D-L, Shih M-K, Tarng D (2020) A Mechanics Model for the Moisture Induced Delamination in Fan-Out Wafer-Level Package. in Proc. Electronic Components and Technology Conf.: 1205–1211

  18. Torsten Hauck I, Schmadlak N, Lakhera S, Shantaram D, Samet VNN, Trilochan, Rambhatla (2017) Methods for Theoretical Assessment of Delamination Risks In Electronic Packaging. in Proc. International Technical Conference and Exhibition on Packaging and Integration of Electronic and Photonic Microsystems: 1–9

  19. Park A-Y, Lee JH, Song J-Y, Kim SM, Han S (2019) Evaluation of Crack Propagation at the Interconnection Interface Induced by Warpage of Fan-Out Wafer-Level-Package. in Proc. Electronics Packaging Technology Conf.: 99–102

  20. Jing Wang Y, Niu S, Shao H, Wang J, Xu V, Pham S, Park (2020) A comprehensive solution for modeling moisture induced delamination in electronic packaging during solder reflow. Microelectron Reliab 112:113791

    Article  Google Scholar 

  21. Wang H-G, Lyu G-C, Deng Y-K, Hu W-L, Yang B-X, Zhou M-B, Zhang X-P (2022) A Comprehensive Study of Crack Initiation and Delamination Propagation at the Cu/Polyimide Interface in Fan-out Wafer Level Package during Reflow Process. in Proc. Electronic Components and Technology Conf.: 1459–1464

  22. Julie A, Bannantine, Jess J, Comer JL, Handrock (1990) Fundamentals of metal fatigue analysis (Book). Research supported by the University of Illinois. Englewood Cliffs, NJ, Prentice Hall

  23. Shokrieh MM, Heidari-Rarani M, Ayatollahi MR (2012) Delamination R-curve as a material property of unidirectional glass/epoxy composites. Mater Des 34:211–218

    Article  CAS  Google Scholar 

  24. Samet D, Trilochan VNN, Rambhatla A, Kwatra, Suresh K, Sitaraman (2017) A fatigue crack propagation model with resistance curve effects for an epoxy/copper interface. Eng Fract Mech 180:60–72

    Article  Google Scholar 

  25. Soboyejo WO, Lu G-Y, Chengalva S, Zhang J, Kenner V (1999) A modified mixed-mode bending specimen for the interfacial fracture testing of dissimilar materials. Fatigue Fract Eng Mater Struct 22(9):799–810

    Article  CAS  Google Scholar 

Download references

Acknowledgements

This work was supported by Ministry of Science and Technology (MOST) under grant MOST-110-2622-E-150-018 and MOST-111-2221-E-150-003. Likewise, the support received from Richtek Technology during the fabrication of the specimens is deeply appreciated.

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to M.-K. Shih.

Ethics declarations

Competing Interest

On behalf of all authors, the corresponding author states that there is no conflict of interest.

Additional information

Publisher’s Note

Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.

Electronic Supplementary Material

Below is the link to the electronic supplementary material.

Supplementary Material 1

Supplementary Material 2

Rights and permissions

Springer Nature or its licensor (e.g. a society or other partner) holds exclusive rights to this article under a publishing agreement with the author(s) or other rightsholder(s); author self-archiving of the accepted manuscript version of this article is solely governed by the terms of such publishing agreement and applicable law.

Reprints and permissions

About this article

Check for updates. Verify currency and authenticity via CrossMark

Cite this article

Shih, MK., Liu, YH., Lin, GS. et al. Experimental and Numerical Investigation of Delamination Between Epoxy Molding Compound (EMC) and Metal in Encapsulated Microelectronic Packages. Exp Tech (2023). https://doi.org/10.1007/s40799-023-00679-5

Download citation

  • Received:

  • Accepted:

  • Published:

  • DOI: https://doi.org/10.1007/s40799-023-00679-5

Keywords

Navigation