Abstract
Low power design features have dramatically changed since semiconductors made their move towards deep submicron technologies. In the datapath cells, power dissipation is a major concern since they make up the primitives of higher- level system architectures like microprocessors, Random Access Memory (RAM) cells and mobile architectures. By combining low voltage MOS Current Mode Logic (MCML) with two phase bundled data protocol, the manuscript describes a practical method for designing combinational circuits. Asynchronous pipeline circuits can accomplish higher throughput, reduced latency, and consume less power than synchronous pipeline circuits without experiencing clock skew problems. Muller C-elements are used to produce control signals in the handshaking path and D latches areemployed to ensure that the control signal generation proceeds in two phases. The proposed concept is implemented in 1-bit full adder and 4bit Carry Look Ahead (CLA) adder and simulated inT-SPICE using TSMC 45 nm technology library. In comparison to conventional MCML-based 4-bit CLA adder, asynchronous pipelined low voltage MCML implementation achieves 24% reduced power consumption, 19% less computation time, and 39% less Power Delay Product (PDP).
This is a preview of subscription content, log in via an institution to check access.
Similar content being viewed by others
Data availability
No datasets were generated or analysed during the current study.
References
Alioto, M., & Palumbo, G. (2005). Model and design of bipolar and MOS current-mode logic (CML, ECL, and SCL digitalcircuits). Springer.
Anis, M., & Elmasry, M. (2002). Power reduction via an MTCMOS implementation of MOS current mode logic. In Proceedings of the IEEE International Conference on ASIC/SOC, (pp. 193–197).
Annarose, K., Chandra, D., Ravi Sankar, A., & Umadevi, S. (2022). Delay estimation of MOSFET- and FINFET-based hybrid adders. In 2022 international conference on innovative trends in information technology (ICITIIT) Kottayam India, (pp. 1–5). https://doi.org/10.1109/ICITIIT54346.2022.9744179.
Balasubramanian, P., & Maskell, D. L. (2023). A monotonic asynchronous full adder. In 2023 IEEE 33rd international conference on microelectronics (MIEL). https://doi.org/10.1109/MIEL58498.2023.10315814.
De Gennaro, A., Sokolov, D., & Mokhov, A. (2020). Design and implementation of reconfigurable asynchronous pipelines. IEEE Transactions on Very Large Scale Integration (VLSI) Systems,28(6), 1527–1539. https://doi.org/10.1109/TVLSI.2020.2975591
Gupta, V., Mohapatra, D., Raghunathan, A., & Roy, K. (2013). Low-power digital signal processing using approximate adders. IEEE Transactions on Computer-Aided Design of Integrated Circuits Systems,32(1), 124–137.
Han, H. C., Jazaeri, F., D’Amico, A., Baschirotto, A., & Charbon, E. (2021). EnzC, Cryogenic Characterization of 16 nm FinFET Technology for Quantum Computing. ESSCIRC 2021-IEEE 47th European Solid State Circuits Conference (ESSCIRC), Grenoble, France, (pp. 71–74).
Hassan, H., Anis, M., & Elmasry, M. (2005). MOS current mode circuits: Analysis, design, and variability. IEEE Transactions on Very Large Scale Integration (VLSI) Systems,13(8), 885–898.
Huemer, F., & Steininger, A. (2020). Sorting network based full adders for QDI circuits. In: Proceedings of Austrochip Workshop on Microelectronics Austrochip 2020, Austria, (pp. 21–28).
Kalavathi Devi, T., Priyanka, E. B., Sakthivel, P., et al. (2021). Sleepy keeper style based low power VLSI architecture of a Viterbi decoder applying for the wireless LAN operation sustainability. Analog Integrated Circuits and Signal Processing,109, 487–499.
Kalavathi Devi, T., Priyanka, E. B., Sakthivel, P., Sagayaraj, A., & Stephen. (2022). Low complexity modified Viterbi decoder with convolution codes for power efficient wireless communication. Wireless Personal Communications,122(1), 685–700.
Karamimanesh, M., Abiri, E., Hassanli, K., Salehi, M. R., & Darabi, A. (2021). A robust and write bit line free subthreshold 12T SRAM for ultra low power applications in 14nm FINFET Technology. Microelectronics Journal,118, 105185.
Kong, T., & Li, S. (2021). Design and sanalysis of approximate 4–2 compressors for high-accuracy multipliers. IEEE Transaction on Very Large Scale Integrated VLSI System,29(10), 1771–1781.
Kwan, T. W., & Shams, M. (2005). Design of multi-GHz asynchronous pipelined circuits in MOS current-mode logic. In Proceedings of the 4th International Conference on Embedded Systems (pp. 1–6).
Kwan, T. W., & Shams, M. (2005). Design of high-performance power-aware asynchronous pipelined circuits in MOS Current-Mode Logic. In Proceedings of the11th IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC ‘05), (pp. 23–32).
Kwan, T. W., & Shams, M. (2004). Multi-GHz energy-efficient asynchronous pipelined circuits in MOS current mode logic. In Proceedings of the IEEE International Symposium on Circuits and Systems (pp. 645–648).
Mirzaei, M., & Mohammadi, S. (2020). Process variation-aware approximate full adders for imprecision-tolerant applications. Computers and Electrical Engineering,87, 106761.
Mirzaei, M., & Mohammadi, S. (2021). ow-power and variation-aware approximate arithmetic units for image processing applications. AEU International Journal of Electronics and Communications,138, 1538252021.
Nevarez, Y., Rotermund, D., Pawelzik, K. R., & Garcia-Ortiz, A. (2021). Accelerating spike-by-spike neural networks on fpga with hybrid custom floating-point and logarithmic dot-product approximation. IEEE Access,9, 80603–80620.
Nowick, S. M. (2011). High-performance Asynchronous pipelines: An overview. IEEE Design & Test of computers,28(5), 8–22.
Parameshwara, M. C., & Srinivasaiah, H. C. (2017). low-Power hybrid 1-Bit full-adder circuit forenergy efficient arithmetic applications. Journal of Circuits Systems and Computers,26(01), 1750014.
Soliński, J., & Sherje, N. (2022). A low voltage novel high-performance hybrid full adder for VLSI Circuit. Acta Energetica,03, 09–14.
Srivastava, P., Chung, E., & Ozana, S. (2020). Asynchronous floating-point adders and communication protocols: A survey. Electronics,9(10), 1687.
Tirupathireddy, A., Sarada, M., & &Srinivasulu, A. (2021). Energy-efficient approximate adders for DSP applications. Analog Integrated Circuits and Signal Processing,107, 649–657.
Upadhyay S, Tiwari S, Birla S, Singh N (2020) Low power adder circuits using various leakage reduction techniques Lecture Notes in Electrical Engineering, vol 607. Springer, Berlin.
Waris, H., Wang, C., & Liu, W. (2019). High-performance approximate half and full adder cells using nand logic gate. IEICE Electronics Express,16, 20190043.
Funding
No funding is obtained.
Author information
Authors and Affiliations
Contributions
TK - Contribute in the problem statement and survey. KSR - Perform the simulation and compilation of the paper. SU - Drafted the figures and reviewed the work. PS - Final compilation of the manuscript. SK - Final verification and suggestions of the manuscript after review.
Corresponding author
Ethics declarations
Conflict of interest
The authors declare no competing interests.
Ethical approval
No human or animal studies are involved in this work.
Additional information
Publisher’s Note
Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.
Rights and permissions
Springer Nature or its licensor (e.g. a society or other partner) holds exclusive rights to this article under a publishing agreement with the author(s) or other rightsholder(s); author self-archiving of the accepted manuscript version of this article is solely governed by the terms of such publishing agreement and applicable law.
About this article
Cite this article
KalavathiDevi, T., Renuka Devi, K.S., Umadevi, S. et al. Low power adders using asynchronous pipelined modified low voltage MCML for signal processing and communication applications. Analog Integr Circ Sig Process 118, 343–353 (2024). https://doi.org/10.1007/s10470-023-02241-0
Received:
Revised:
Accepted:
Published:
Issue Date:
DOI: https://doi.org/10.1007/s10470-023-02241-0