Abstract
Several physics experiments are moving towards new acquisition models. In this work some ideas to implement Remote Direct Memory Access (RDMA) directly on the front-end electronics have been explored, part of the computing farm's CPU resources could be freed. New simulation techniques are introduced to understand RDMA over Converged Ethernet (RoCE) firmware block developed at ETH Zürich, including real-time firmware simulation leveraging SystemVerilog's useful features. The ability to explore a wider and dynamic inputs increases the likelihood of uncovering potential issues, identifying edge cases, and validating the system's performance across a broader range of scenarios.
Export citation and abstract BibTeX RIS
Published by IOP Publishing Ltd on behalf of Sissa Medialab. Original content from this work may be used under the terms of the Creative Commons Attribution 4.0 licence. Any further distribution of this work must maintain attribution to the author(s) and the title of the work, journal citation and DOI.