High-Density Embedded 3-D Stackable Via RRAM in 16-nm FinFET CMOS Logic Process | IEEE Journals & Magazine | IEEE Xplore